Posted in: Computer Architecture

Computer Architecture CSJMU 2014 Paper

In this article, we are sharing the Computer Architecture CSJMU 2014 Paper for you to practice and know the pattern of CSJMU University exams.

Section A

  1. 20 bytes of data are stored in memory location starting at XX60 H. (H notation for Hexadecimal representation). Transfer the entire 20 bytes of data to a new memory location starting at XX80 H using 8085 u Processor assembly language.
  2. Discuss the following instruction with an example. (for intel 8085 microprocessor)
    (a) RAR and RLC
    (b) Push and Pop instruction (with proper format)
    (c) Call and return instruction (with proper format)
    (d) LXI H, 2080
  3. Write two instructions each for the given addressing modes below. Explain each instruction also (in 8085 instruction set):
    (a) immediate
    (b) implied
    (c) direct
    (d) indirect
    Section B
  4. Show the CPU organization having 16 registers with 32-bit each, an ALU and a destination decoder. Formulate the control word for the system assuming ALU has 35 operations.
  5. Compare RISC and CISC.
  6. Classify the different groups of 8085 instruction set with example.
  7. What is a flag register? Show and discuss about a bit position in flag register. What is the meaning of the following instruction (in 8085 μ p) PUSH PSW, 2080?
  8. What is an interrupt? How is it different from a subroutine call? Differentiate between external and internal interrupt.
  9. Discuss Booth’s algorithm to multiply the following pairs of signal 2’s complement numbers :
    A (multiplicand) = 10111
    B (multiplier) = 11001
  10. .
  11. Write the technique used for floating-point addition of the following numbers :
    A =
    B =
  12. What is the use of the following registers?
    (a) Program counter
    (b) Stack Pointer
    (c) Instruction register
    (d) Accumulator

Section C

13. Draw the pin diagram of 8085 Microprocessor and explain the role of each pin.

14. Write short notes on the following:
(a) Asynchronous data transfer
(b) DMA
(c) Pipeline processing with example of instruction pipeline

Leave a Reply

Your email address will not be published.